High Throughput and Resource Efficient Pipelined Decoder Designs for Projective Geometry LDPC Codes
نویسندگان
چکیده
منابع مشابه
High-Throughput Irregular LDPC Decoder
Abstract— This paper presents a high-throughput area-efficient decoder design for the irregular Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture (PLDA) and critical path splitting. PLDA enables parallel processing for all layers by establishing dedicated message passing paths among them. The decoder avoids...
متن کاملHigh-Throughput and Memory Efficient LDPC Decoder Architecture
Low-Density Parity-Check (LDPC) code is one kind of prominent error correcting codes (ECC) being considered in next generation industry standards. The decoder implementation complexity has been the bottleneck of its application. This paper presents a new kind of high-throughput and memory efficient LDPC decoder architecture. In general, more than fifty percent of memory can be saved over conven...
متن کاملMulti-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications
The problem at hand is to design and implement an efficient architecture for a Low Density Parity Check (LDPC) decoder. LDPC codes are widely used in digital communication for error free communications. They are known for their ability to achieve channel capacities. The algorithms explored for LDPC decoding are Log-Domain Sum-Product and Min-sum algorithm with offset/scaling. Both work on the s...
متن کاملFPGA Design for Decoder of Projective Geometry(PG)-based Low Density Parity Check(LDPC) Codes
Explosive growth in Information Technology has produced the need of accurate ways of transmitting large amount of digital information over really long distances. Faster and efficient ways of encoding and decoding digital data to be transmitted across different kinds of channels have been developed over the years to maximize the utilization of the channel capacity and ensure error-free transmiss...
متن کاملAn Area-efficient Half-row Pipelined Layered LDPC Decoder Architecture
This paper presents an area-efficient halfrow pipelined layered low-density parity check (LDPC) decoder architecture for IEEE 802.11ad applications. The proposed decoder achieves a good tradeoff between throughput and area because of its ability to overcome the low-throughput bottleneck in conventional half-row decoders and the highcomplexity bottleneck in fully parallel decoders. Synthesis res...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Periodica Polytechnica Electrical Engineering and Computer Science
سال: 2019
ISSN: 2064-5279,2064-5260
DOI: 10.3311/ppee.14807